JPS6218052Y2 - - Google Patents
Info
- Publication number
- JPS6218052Y2 JPS6218052Y2 JP19458782U JP19458782U JPS6218052Y2 JP S6218052 Y2 JPS6218052 Y2 JP S6218052Y2 JP 19458782 U JP19458782 U JP 19458782U JP 19458782 U JP19458782 U JP 19458782U JP S6218052 Y2 JPS6218052 Y2 JP S6218052Y2
- Authority
- JP
- Japan
- Prior art keywords
- resin
- sealed
- chip
- lead
- lead frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
Landscapes
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Wire Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1982194587U JPS5998650U (ja) | 1982-12-22 | 1982-12-22 | 樹脂封止型モジユ−ル |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1982194587U JPS5998650U (ja) | 1982-12-22 | 1982-12-22 | 樹脂封止型モジユ−ル |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5998650U JPS5998650U (ja) | 1984-07-04 |
JPS6218052Y2 true JPS6218052Y2 (en]) | 1987-05-09 |
Family
ID=30418200
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1982194587U Granted JPS5998650U (ja) | 1982-12-22 | 1982-12-22 | 樹脂封止型モジユ−ル |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5998650U (en]) |
-
1982
- 1982-12-22 JP JP1982194587U patent/JPS5998650U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5998650U (ja) | 1984-07-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH09162322A (ja) | 表面実装型半導体装置とその製造方法 | |
KR100260102B1 (ko) | 기능 분화형 온도 보상 수정 발진기 및 그 제조 방법 | |
JPH01303730A (ja) | 半導体素子の実装構造とその製造方法 | |
JPS6218052Y2 (en]) | ||
JP2591152Y2 (ja) | 電子部品実装回路基板 | |
JPS63213936A (ja) | 混成集積回路装置の製造方法 | |
KR100337462B1 (ko) | 에어리어 어레이 범프드 반도체 패키지 몰딩금형 | |
JP2663986B2 (ja) | 高集積度半導体装置 | |
JPH0447949Y2 (en]) | ||
JP2500610B2 (ja) | 半導体装置 | |
JPH06132443A (ja) | 半導体装置およびその製造に用いられるリードフレーム | |
KR100206941B1 (ko) | 버틈 리드 패키지 및 그 제조방법 | |
JP3405718B2 (ja) | 半導体装置 | |
JPS635254Y2 (en]) | ||
KR100195507B1 (ko) | 박형 반도체 칩 패키지 소자 | |
JPH0287654A (ja) | 表面実装型半導体装置 | |
JPH0281460A (ja) | Icチップ | |
JPS63265418A (ja) | ヒューズ付きチップ状固体電解コンデンサおよび製造方法 | |
JPS59204265A (ja) | 混成集積回路の製造方法 | |
JPS60256217A (ja) | 表面波フイルタ | |
KR19990033645A (ko) | 피시비 패키지 및 그의 제조방법 | |
JPH1074861A (ja) | 半導体装置 | |
JPS60247315A (ja) | 樹脂モ−ルド型水晶振動子 | |
JPH0823140A (ja) | 集積回路 | |
JPS6245055A (ja) | 混成集積回路 |